

# Evaluation of Subsystem Clock Oscillation Circuit

[M30626FJFPF-100P] QFP(14x20) 0.65mm pitch

Measurement conditions : 5.0V





Model	:SSP-T7
Frequency	:Fo=32.768kHz
Frequency tolerance	:dF/Fo= +/-20x10 <sup>6</sup>
Load capacitance	:CL=7.0pF
Equivalent series resistance	:R1=65kohm max
Max. Drive level	:DL=1x10 <sup>6</sup> W max
Recommended drive level	:DL=0.1x10 <sup>6</sup> W typ

## FEATURES

- 1.Ultra thin type with 1.4mm Max.
- 2.SMD type suitable for automatic & high density surface mounting.
- 3.Plastic mold package containing highly reliable tubular type quartz crystal.
- 4.Excellent shock and heat resistance.
- 5.Cellular phones,PDA,Radio communication equipment, Portable applications etc.

## RECOMMENDED SOLDERIN PATTERN



Remark)  $I_x$  : current through crystal

MODEL:SSP-T7 7.0pF with M30626FJFPF at 25°C

Key specifications	Low	High	Remarks
Current control resistance : Rd ( k ohm )	220	220	Control drive level & secure phase margin
Capacitance at gate : Cg ( pF )	5	9	Optimal capacity in response to CL
Capacitance at drain : Cd ( pF )	5	8	( CL = Cd // Cg + stray capacitance )

Circuit characteristics ( at 25°C )	Low	High	Remarks
Matching Accuracy : $df / f$ ( $\times 10^{-6}$ )	0.6	3.1	Frequency offset volume at specified Vdd
Voltage Fluctuation : $\pm df / V$ ( $\times 10^{-6}$ )	1.2	0.9	Vdd $\pm 10\%$ ( Standard operating voltage range )
Drive Level : DL ( $\times 10^{-6}$ W )	0.02	0.02	$DL = I_x^2 R_e < 1 \times 10^{-6}$ W, $R_e = R_1(1 + C_o / CL)^2$
Negative resistance : $ -RL $ ( kohm )	347	957	5 times larger than $R_{1MAX}$
Oscillation allowance : M ( times )	5.3	14.7	Judgemental standard of oscillation stability
Oscillation start up time : Ts ( sec )	-	0.36	Time to reach 90% of output level

Temperature characteristics of circuit		Low	High	Remarks
at -40°C	Variation : $df / T$ ( $\times 10^{-6}$ )	-141	-139	Typ.Tp=25°C ( K = $-3.5 \times 10^{-8} / ^\circ\text{C}^2$ )
at +85°C	Variation : $df / T$ ( $\times 10^{-6}$ )	-134	-135	Typ.Tp=25°C ( K = $-3.5 \times 10^{-8} / ^\circ\text{C}^2$ )

The mention value is only for your reference. The value is for the arbitrary samples and does not guarantee the product's characteristics. Please review and check above parameters at customer's end.

### Seiko Instruments USA Inc.

2990,West Lomita Blvd., Torrance, CA 90505, U.S.A

Telephone :+1 310-517-7771 Facsimile :+1 310-517-7792

Email :crystals@siu-la.com

### Seiko Instruments GmbH

Siemensstrasse 9,D-63263 Neu-Isenburg,Germany

Telephone :+49-6102-297-0 Facsimile :+49-6102-297-320

Email :info@seiko-instruments.de

### Seiko Instruments Inc.

1-8,Nakase,Mihama-ku,Chiba-shi,Chiba 261-8507,Japan

Facsimile :+81-43-211-8030 E-mail :component@sii.co.jp



We value the "takumi" spirit.

Seiko Instruments Inc.







Phone:+81-43-211-1207(Direct)

# Evaluation of Subsystem Clock Oscillation Circuit

[M30626FJFPF] QFP(14x20) 0.65mm pitch  
 Measurement conditions : 5.0V



## Test Data at Vcc=3.3V to 5.0V, 25°C







# Evaluation of Subsystem Clock Oscillation Circuit

[M30626FJFPF-100P] QFP(14x20) 0.65mm pitch

Measurement conditions : 5.0V



## Test Data : Temperature characteristics at Vcc=3.3V to 5.0V



# Evaluation of Subsystem Clock Oscillation Circuit

[M30626FJPFP-100P] QFP(14x20) 0.65mm pitch

Measurement conditions : 5.0V



## Referencial components layout(see Figure 1)




Figure 1 Referencial components layout

## Notes Board Design

When using a crystal resonator, place the resonator and its load capacitors as close as possible to SUB\_in and SUB\_out pins.

Other signal lines should be routed away from the resonator circuit to prevent induction from interfering with correct oscillation (see figure 2).




Figure 2 Example of Incorrect Board Design

**Remak** When using the subsystem clock, insert resistors Rd in series on the SUB\_out side.

# Evaluation of Subsystem Clock Oscillation Circuit

[M30626FJPPF-100P] QFP(14x20) 0.65mm pitch

Measurement conditions : 5.0V

## [Evaluation Sample : SSP-T7 7.0pF at 25°C]


SAMPLE	No.	CL (pF)	Fo (Hz)	fr (Hz)	R1 (kohm)	Co (pF)	C1 (fF)	Q (k)
SSP-T7 7.0pF	1	7	32768.40	32764.24	37.8	0.83	1.987	64.7
	2	7	32767.88	32763.63	39.2	0.85	2.037	60.9
	3	7	32767.83	32763.68	40.3	0.83	1.983	60.8

## [IC Test Data : IC samples Rd=220k ohm,Cg=5 to 9pF,Cd=5 to 8pF at 25°C]

Mode	IC samples	Fosc (Hz)	df / f (x10 <sup>-6</sup> )	DL(x10 <sup>-6</sup> W)	-RL   (kohm)	Vstart (V)	Ts(sec)
High	TYP	32768.50	3.05	0.02	957	2.59	0.36
	HHD	32768.41	0.31	0.03	957	2.59	0.37
	LLD	32768.45	1.53	0.02	957	2.59	0.35
Low	TYP	32768.42	0.61	0.02	347	2.59	-
	HHD	32768.30	-3.05	0.02	287	2.59	-
	LLD	32768.48	2.56	0.02	437	2.59	-

### Remak ( see figure 3 )

$$F_o = f_r \times \left\{ \frac{C_1}{2 \times (C_o + C_L)} + 1 \right\} \text{ (Hz)}$$



Fo : Load resonance frequency  
 fr : Resonance frequency  
 R1 : Motional resistance  
 C1 : Motional capacitance  
 Co : Shunt capacitance  
 CL : Load Capacitance


Figure 3 Equivalent circuit of crystal unit, and CL

### Remak ( see figure 4 )

Approximate formula of the load capacitance of the circuit CL.

$$CL = C_g \times C_d / (C_g + C_d) + C_s \text{ (pF)}$$

Where Cs Stands for stray capacity of the circuit.



Cos : X1\_X2 Stray capacitance  
 Cgs : X1\_Vss Stray capacitance  
 Cds : X2\_Vss Stray capacitance

Figure 4 Stray capacitance Cos,Cgs,Cds of the circuit

Resonator circuit constants will differ depending on the resonator element, stray capacitance in its interconnecting circuit, and other factors. Suitable constants should be determined in consultation with the resonator element manufacturer.